


# CHAPTER SEVEN

---

## *Transistor-Transistor Logic [ TTL ]*

# Introduction


---



The TTL circuits provide

1. Increased fan-out.
2. Improved transient response.
3. Reduction in chip area.
4. Inclusion of an active pull-up circuits

# Basic TTL Inverter




For  $V_I \leq V_{IL} = V_{BE,1}(FA) - V_{CE,I}(sat) \Rightarrow$  BE of  $Q_1$  is forward-biased  
 $I_B = \frac{V_{CC} - V_{BE,I} - V_I}{R_B}$  For typical values of  $R_B$ ,  $I_B$  is in mA,  $Q_1$  is sat.  
 $V_{BE,1} = V_{CE,I}(sat) + V_{IL}$   $Q_1$  is cut-off  $V_{OH} = V_{CC}$



For  $V_I \geq V_{IL} \Rightarrow Q_1$  is sat &  $Q_1$  is FA

For  $V_I = V_{IH} = V_{BE,1}(sat) - V_{CE,I}(sat)$   
 $V_{OL} = V_{CE}(sat) \Rightarrow Q_1$  is sat

For  $V_I > V_{IH}$  BE of  $Q_1$  is reverse-biased  
 Inverse-active mode (RB)




# Basic TTL Inverter




- The input and level-shifting diodes are replaced by  $Q_1$
- The  $Q_1$  BJT requires less area than the two diodes

# Stored-Charge Removal in TTL cct's.




$$I_{SCR} = \frac{V_{BE,1}(sat)}{R_D}$$



When  $V_I$  changes from High ( $V_{IH}$ ) to Low ( $V_{IL}$ ),  $Q_1$  is switched from saturation to cut-off, the stored base charges in  $C_B$  must be removed.

$V_{C,1} = V_{C_B} = V_{BE,1}(sat)$   $V_{BC,1} = V_{B,1} - V_{C,1} = V_{BE,1}(FA) + V_{IL} - V_{BE,1}(sat)$   $V_{BC,1} \cong 0.1V$   
 BC junction of  $Q_1$  is slightly forward-biased but insufficient to saturate  $Q_1 \rightarrow Q_1$  is **F.A.**  
 Discharge current  $I_{C,1} = \beta_F \left( \frac{V_{CC} - V_{BE,1}(FA) - V_{CE,1}(sat)}{R_B} \right)$

# Stored-Charge Removal in TTL cct's.



## ○ Example

Calculate the improvement factor in stored charge removal for TTL over DTL circuits assuming:

$$V_{CE}(sat)=0.2V, V_{BE}(FA)=0.7V, V_{BE}(sat)=0.8V, V_{CC}=5V, R_B=2k\Omega, R_D=5k\Omega, \text{ and } \beta_F=50.$$

## ○ Solution


$$\text{In DTL } I_{SCR} = \frac{V_{BE,1}(sat)}{R_D} = \frac{0.8}{5} = 0.16mA$$

$$\text{In TTL } I_{C,I} = \beta_F \left( \frac{V_{CC} - V_{BE,I}(FA) - V_{CE,1}(sat)}{R_B} \right) = 50 \left( \frac{5 - 0.7 - 0.2}{2} \right)$$

$$I_{C,I} = 102.5mA$$



Improvement factor = 640.6




# Basic TTL NAND Gate

If at least one input is less than  $V_{IL}$ , then the  $Q_1$  is off.

$$V_{OH} = V_{CC}$$


If all inputs are greater than  $V_{IH}$ , then the  $Q_1$  is sat.

$$V_O = V_{CE}(sat)$$



Multiple-emitter BJT requires much less chip area than using individual transistors for each input

# Standard TTL NAND Gate With Totem Pole Output



In **basic** TTL:  $C_{EQ}$  is charged through  $R_C$

$$\tau = R_C \times C_{EQ}$$

Initial charge current

$$I_i = \frac{V_{CC} - V_{CE}(sat)}{R_C}$$

In **standard** TTL:  $C_{EQ}$  is charged through  $R_{CP}$

$$\tau = R_{CP} \times C_{EQ}$$


Initial charge current

$$I_i = \frac{V_{CC} - V_D(ON) - V_{CE,P}(sat) - V_{CE,O}(sat)}{R_{CP}}$$

Since  $R_{CP} \ll R_C$ , standard TTL has much smaller rise time



# Standard TTL NAND Gate With Totem Pole Output



## Function of $Q_S$ :

It is a driver splitter

- Provides base-current to  $Q_O$
- Pull-down of  $Q_P$ .
- Shifts the transition region of VTC from (0.5-0.6)V to (1.2-1.4)V to enhance the noise margin


$Q_S$  drives only either  $Q_P$  (**FA**) or  $Q_O$  into sat

When  $Q_O$  is sat,  $Q_O$  is also sat, and

$$V_{BE,P} = V_{CE,S}(sat) + V_{BE,O}(sat) - V_D(ON) - V_{CE,O}(sat)$$

$Q_P$  is cut-off

# Standard TTL NAND Gate With Totem Pole Output




## Function of $R_D$ :

In basic TTL, the stored charge of  $Q_O$  is removed by  $Q_I$ .

In STTL,  $Q_I$  no longer sinks the base current of  $Q_O$ . Therefore, this removal is done by  $R_D$  since  $Q_O$  is not heavily sat.

# Standard TTL NAND Gate With Totem Pole Output



## Function of $D_1$ & $D_2$ :

The clamping diodes are used to limit the negative swing of the input voltages to one diode drop below ground

# Standard TTL VTC

$$\frac{V_{OH}}{}$$

When  $V_{IN}$  is low:

$$I_{B,I} = \left( \frac{V_{CC} - V_{BE,I}(sat) - V_{IL}}{R_B} \right)$$

The collector current  $I_{C,I}$  of  $Q_I$  is

$$I_{C,I} = -I_{B,S(SCR)} \ll \beta_F I_{B,I}$$


Therefore,  $Q_I$  is sat.

$$V_{B,S} = V_{IL} + V_{CE,I}(sat) < V_{BE,S}(FA)$$

$Q_S$  and  $Q_O$  are off.

$$V_{OH} = V_{CC} - V_{BE,P}(FA) - V_D(ON)$$

(Neglecting  $I_{BP}$ .)



$$I_{BP,I} = \frac{V_{CC} - V_{BE,I}(FA) - V_D(ON)}{R_C + (1 + \beta_F) \times R_M}$$

$\approx 10M\Omega$

# Standard TTL VTC

$V_{IL}$

As  $V_I$  increases to :

$$V_I = -V_{CE,I}(sat) + V_{BE,S}(FA)$$

$Q_I$  starts conducting

$$V_{IL} = V_{BE,S}(FA) - V_{CE,I}(sat)$$

→  $Q_I$  &  $Q_S$  are ON,  $Q_O$  is OFF

As  $V_I$  increases further to :

$$V_I = -V_{CE,I}(sat) + V_{BE,S}(FA) + V_{BE,O}(FA)$$


$Q_O$  becomes FA

$$V_{IB} = 2V_{BE}(FA) - V_{CE,I}(sat)$$

$V_{IB}$  is called Input Breakpoint Voltage

$V_{OB}$  is the output voltage that corresponds  $V_{IB}$  can be found just as  $Q_O$  turns ON.

$$I_{RC} = I_{RD} = \frac{V_{BE,O}(FA)}{R_D} \Rightarrow V_{OB} = V_{CC} - R_C I_{RC} - V_{BE,P}(FA) - V_D(ON)$$



# Standard TTL VTC

 $V_{IH}$ 


$Q_O$  and  $Q_S$  are sat when

$$V_I = -V_{CE,I}(sat) + V_{BE,S}(sat) + V_{BE,O}(sat)$$


$$V_{IH} = 2V_{BE}(sat) - V_{CE,I}(sat)$$

$$V_{IL} = V_{BE,S}(FA) - V_{CE,I}(sat)$$

$$V_{OL} = V_{CE,O}(sat)$$



# Standard TTL VTC



## Example

Plot the VTC of standard TTL circuits assuming:

$V_{CE}(\text{sat}) = 0.2\text{V}$ ,  $V_{BE}(\text{FA}) = 0.7\text{V}$ ,  
 $V_{BE}(\text{sat}) = 0.8\text{V}$ ,  $V_{CC} = 5\text{V}$ ,  
 $R_B = 4\text{k}\Omega$ ,  $R_C = 1.6\text{k}\Omega$ ,  $R_{CP} = 100\Omega$ ,  
 $R_D = 1\text{k}\Omega$ , and  $\beta_F = 100$ .

## Solution

$$V_{OH} = 5 - 1.4 = 3.6\text{V}$$



$$V_{IL} = -0.2 + 0.7 = 0.5\text{V}$$

$$V_{IB} = -0.2 + 1.4 = 1.2\text{V}$$


$$V_{OB} = 5 - \frac{0.7}{1} \times 1.6 - 1.4$$

$$= 2.48\text{V}$$

$$V_{OL} = 0.2\text{V}$$




# TTL SPICE Simulation



## ○ Example

- \*Repeat the last example using PSPICE
- \*Plot  $V_o$  as a function of  $V_i$
- \*Refer to pages 93-94 in the text book.






# TTL Fan-Out

When the output is high,  $I_{IL}$  is negligible.

Therefore, Fan-out depends on the output low state




$$M = \frac{I_{OL}}{I_{IL}}$$

**Input current low  $I_{IL}$**

For the input low state,  $Q_I$  is sat and  $Q_S$  is cut-off

$$I_{CI} = -I_{BS} (\cong 0)$$

$$I_{IL} = I_{EI} = I_{RB} = \frac{V'_{CC} - V'_{BE}(sat) - V_{CE,O}(sat)}{R'_B}$$



# TTL Fan-Out

## Output current low $I_{OL}$

$$I_{OL} = I_{C,O}(sat) \text{ Since the output } Q_p \text{ and } D_1 \text{ are cut-off}$$

$$I_{OL} = \sigma_{OL} \beta_F I_{BO}(sat)$$


$$I_{BO} = I_{ES}(sat) - \frac{V_{BE,O}(sat)}{R_D}$$

$$I_{ES}(sat) = I_{CS}(sat) + I_{BS}(sat)$$


$$I_{CS}(sat) = \frac{V_{CC} - V_{CE,S}(sat) - V_{BE,O}(sat)}{R_C}$$

$$I_{Cl}(RA) = I_{BS}(sat) = I_{Bl}(RA) + K \times I_{El}(RA) = I_{Bl}(RA) + \beta_R \times K \times I_{Bl}(RA)$$

$$I_{BS}(sat) = (1 + K \times \beta_R) \times I_{BI} = (1 + K \times \beta_R) \times \left( \frac{V_{CC} - V_{BC,I}(RA) - V_{BE,S}(sat) - V_{BE,O}(sat)}{R_B} \right)$$



# TTL Fan-Out



## ○ Example

Calculate the maximum fan-out of TTL circuits assuming:

$$V_{CE}(\text{sat})=0.2\text{V}, V_{BE}(\text{FA})=0.7\text{V}, V_{BE}(\text{sat})=0.8\text{V}, \\ V_{CC}=5\text{V}, R_B=4\text{k}\Omega, R_C=1.6\text{k}\Omega, R_{CP}=120\Omega, \\ R_D=1\text{k}\Omega, \beta_F=25, \beta_R=0.1, \text{ and } \sigma_{OL}=0.85$$

## ○ Solution

$$I_{IL} = \frac{5 - 0.8 - 0.2}{4} = 1\text{mA}$$

$$M = 51$$

$$I_{BS}(\text{sat}) = (1 + 1 \times 0.1) \times \left( \frac{5 - 0.7 - 1.6}{4} \right) = 0.743\text{mA}$$

$$I_{CS}(\text{sat}) = \frac{5 - 0.2 - 0.8}{1.6} = 2.5\text{mA}$$

$$I_{ES}(\text{sat}) = 0.743 + 2.5 = 3.243\text{mA}$$

$$I_{BO} = 3.243 - \frac{0.8}{1} = 2.443\text{mA}$$


$$I_{OL} = 0.85 \times 25 \times 2.443 = 51.9$$

# TTL Power-Dissipation

Output high current supplied ( $I_{CC}(H)$ )  
 For High output, Input is low ( $V_{CE}(sat)$ )

$$I_{CC}(OH) = I_{RB} = \frac{V_{CC} - V_{BE}(sat) - V_{CE,O}(sat)}{R_B}$$

Since  $Q_S$  is cut-off, and  $I_{BP}$  is very small




# TTL Power-Dissipation

Output low current supplied ( $I_{CC}(L)$ )  
For Low output, Input is High


$$I_{CC}(OL) = I_{RC}(sat) + I_{RB}(RA)$$

$$I_{RC}(sat) = \frac{V_{CC} - V_{CE,S}(sat) - V_{BE,1}(sat)}{R_C}$$

$$I_{RB}(RA) = \frac{V_{CC} - V_{BC,I}(RA) - 2V_{BE}(sat)}{R_B}$$



# TTL Power-Dissipation



## ○ Example

Calculate the average dissipated power of standard TTL circuits assuming:

$$\begin{aligned} V_{CE}(\text{sat}) &= 0.2\text{V}, \quad V_{BE}(\text{FA}) = 0.7\text{V}, \\ V_{BE}(\text{sat}) &= 0.8\text{V}, \quad V_{CC} = 5\text{V}, \\ R_B &= 4\text{k}\Omega, \quad R_C = 1.6\text{k}\Omega, \quad R_{CP} = 100\Omega, \\ R_D &= 1\text{k}\Omega, \quad \text{and } \beta_F = 100. \end{aligned}$$

## ○ Solution

$$I_{CC}(\text{OH}) = I_{RB} = \frac{5 - 0.8 - 0.2}{4} = 1\text{mA}$$



$$\begin{aligned} I_{CC}(\text{OL}) &= \frac{5 - 0.2 - 0.8}{1.6} + \frac{5 - 0.7 - 1.6}{4} \\ &= 2.5 + 0.675 = 3.175\text{mA} \end{aligned}$$

$$P_{CC}(\text{avg}) = 0.5 \times 4.175 \times 5 = 10.44\text{mW}$$


# Open Collector TTL

This is used when multiple output gates must be **ANDed**


This is accomplished by using single pull-resistor with open collector TTL gates 'Wired-AND'



# Low Power TTL (LTTL)



This is achieved by increasing resistor values by one order of magnitude





## Disadvantages:

1. Fan-Out decreases (refer to slides 16 & 17)
2. Switching speeds decreases (transient response gets longer)

Trade off exists between power dissipation and transient response




# Low Power TTL (LTTL)



Previous example

$$R_B = 4k\Omega, R_C = 1.6k\Omega, \\ R_{CP} = 100\Omega, R_D = 1k\Omega$$

$$P_{CC}(avg) = 10.44mW$$



Example


$$R_B = 40k\Omega, R_C = 20k\Omega, \\ R_{CP} = 500\Omega, R_D = 12k\Omega$$

$$I_{CC}(OH) = I_{RB} = \frac{5 - 0.8 - 0.2}{40} = 0.1mA$$

$$I_{CC}(OL) = \frac{5 - 0.2 - 0.8}{20} + \frac{5 - 0.7 - 1.6}{40} = 0.268mA$$


$$P_{CC}(avg) = 0.5 \times 0.368 \times 5 = 0.919mW$$

# High Speed TTL (HTTL)





- Using smaller resistances increases the switching speeds

# High Speed TTL (HTTL)



- Using smaller resistances increases the switching speeds
- Using **Darlington pair** ( $Q_{P1}$ ,  $Q_{P2}$ ) instead of  $Q_P$  increases the charging current of the load capacitance
- $R_{EP}$  is used as a discharge path for the base of  $Q_{P2}$ .

# High Speed TTL (HTTL)



## Example (Prob. 7.18)

Plot the VTC of the HTTL circuits assuming:

$V_{CE}(\text{sat}) = 0.2\text{V}$ ,  $V_{BE}(\text{FA}) = V_{BC}(\text{RA}) = 0.7\text{V}$ ,  
 $V_{BE}(\text{sat}) = 0.8\text{V}$ ,  $V_{CC} = 5\text{V}$ ,  
 $R_B = 2.8\text{k}\Omega$ ,  $R_C = 760\Omega$ ,  $R_{CP} = 58\Omega$ ,  $R_{EP} = 4\text{k}\Omega$ ,  
 $R_D = 470\Omega$ , and  $\beta_F = 70$ .

## Solution

*Refer to lecture class*

- 
- HW #7: Solve Problems: 7.1 , 7.5, 7.6, 7.9, 7.11, and 7.12